
HP 98622A GPIO Interface Installation





HP 98622A GPIO Interface Installation

Manual Part No.98622-90000



Hewlett-Packard Company Roseville Networks Division 8000 Foothills Boulevard Roseville, California 95678

Printing History

New editions of this manual will incorporate all material updated since the previous edition. Update packages may be issued between editions and contain replacement and additional pages to be merged into the manual by the user. Each updated page will be indicated by a revision date at the bottom of the page. A vertical bar in the margin indicates the changes on each page. Note that pages which are rearranged due to changes on a previous page are not considered revised.

The manual printing date and part number indicate its current edition. The printing date changes when a new edition is printed. (Minor corrections and updates which are incorporated at reprint do not cause the date to change.) The manual part number changes when extensive technical changes are incorporated.

June 1981 . . . First Edition Installation Note

August 1981 . . . Second Edition Installation Manual

April 1982 . . . Third Edition

September 1983 . . . Fourth Edition

November 1983 . . . Update 1

November 1983 . . . Reprint (incorporating Update 1)

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance or use of this material.

Hewlett-Packard assumes no responsibility for the use or reliability of its software on equipment that is not furnished by Hewlett-Packard.

This document contains proprietary information which is protected by copyright. All rights are reserved. No part of this document may be photocopied, reproduced or translated to another program language without the prior written consent of Hewlett-Packard Company.

Table of Contents

Chapter 1: General Information	
Introduction	. 1-
About This Manual	. 1-1
About the HP 98622 GPIO Interface	
Technical Specifications	
Options	
Optional Peripheral Configurations	
Handling the Interface Card	
	`
Chapter 2: Installation	
Introduction	9 -
Configuring the Interface Card	
Select Codes	
Interrupt Levels	
Data-In Clock Source	
Read	
Busy	
Ready	
Option Select	
Jumper Configurations	
DOUT CLEAR Jumper	
BURST Jumper	
PCTL Delay Adjustment	
Increasing PCTL Delay	
Time Delay Increase Formula	
Decreasing PCTL Delay	
Time Delay Decrease Formula	
Interface Cables	
Cable Preparation	
Data Input Lines	
Recommended Driver Circuits	2-12
Driver Specifications	
Data Output Lines	
Recommended Receiver Circuits	2-14
Receiver Specifications	2-15
Peripheral Information Lines	2-16
Peripheral Control Line	2-16
Peripheral Flag Line	2-16
Transferring Data	2-16
Handshake Mode	2-17
Peripheral Status Line	
Extended Status Input Lines	
Extended Control Output Lines	

	nput Output Direction Control Line
E	xternal Interrupt Request Line
msta	ming the interface Card 2-22
Appendi	x A
	iguring 98622 Cards to Match 98032 Cards
Appendi	v B
керк	aceable Parts B-2
Eiguros.	
Figures 2-1	
2-1 2-2	Select Code Switch
2-2 2-3	Interrupt Level Switch2-2Data-In Clock Source Switch2-3
2-3 2-4	Option Select Switch
2-4	Jumper Locations and Pinouts
2-6	Selecting PCTL Delay Capacitor
2-7	Full Mode Timing Diagram
2-8	Pulse Mode Timing Diagram
2-9	Preparing the Interface Cable
2-10	Recommended Peripheral Driver Circuit
2-11	Recommended Peripheral Receiver Circuit
Tables	
1 - 1	98622A Available Options
1-2	Option Interface Configuration
2-1	Interrupt Level Switch
2-2	Option Select Switch
2-3	Data Input Lines
2-4	Data Output Lines
2-5	Peripheral Information Lines
B-1	GPIO Board Parts B-2

Chapter $oldsymbol{1}$ General Information

Introduction

About This Manual

This manual provides all the installation information required for the HP 98622A GPIO Interface. This information is presented in two chapters. Chapter 1 provides general information about the interface including an overview of the interface, technical specifications and available options.

Chapter 2 provides installation instructions for the interface including switch and jumper configurations. It also includes information for selecting the proper timing capacitor for various cable lengths. Pinout diagrams for the interface cable are provided to help you configure the peripheral.

About the HP 98622A GPIO Interface

The HP 98622A GPIO Interface contains all the circuitry required to provide a 16-bit bidirectional data exchange between the computer and a compatible peripheral. The GPIO Interface transfers data in a "full-duplex" mode. That is, it can have data on the output lines and be receiving data on the input lines at the same time.

Various switch and jumper configurations allow you to configure the Interface to meet a wide variety of peripheral requirements. Such parameters as data-in clock source, interface select code, selectable logic sense of: the data in, the data out or the various handshaking lines by setting switches on the interface printed circuit board. Burst enable and DOUT clear are available by using or deleting the appropriate jumpers on the board.

The Interface is shipped from the factory either as a Standard Interface (with no cable) or as an Option Interface (with a cable). The Option Interface is preconfigured for operation with a given peripheral (e.g., Option 004 which is configured for a 7.5 foot cable for the HP 9866 Printer). The Standard Interface needs to be configured to meet your peripheral's requirements.

Technical Specifications

The following list details the specifications for the GPIO Interface. It lists the parameters required for the peripheral drivers and receivers. Refer to Chapter 2 for a more detailed description of the various lines and their function.

16 latched lines: DIO thru DI15 Data Input Lines:

Termination: Resistive divider of 3 kohms to -5 V, 6.2 kohms to

ground

Exclusive OR Receiver Logic:

Input Voltage:

Logic Low 0.8 V maximum 2.0 V minimum Logic High

Input Current:

0.8 mA (maximum) at 0.4 V Logic Low

Logic High 40 μa at 2.7 V

User Logic: Positive-or negative-true (selective via hardware or soft-

PFLG, PSTS, STI0, STI1 (Same specs as Data Input)

ware)

Status and Handshake Input Lines:

Data Output Lines: 16 latched lines: DO0 thru DO15

Driver Logic: Open collector

Output Voltage:

0.4 V at 16 mA. 0.7 V at 40 mA. Logic Low

Logic High 30 V maximum

User Logic: Positive-or negative-true

Handshake and Control Output

PCTL. LO. CTLO. CTL1. PRESET, EIR Lines:

Resistive divider of 3 kohms to +5 V, 3.1 kohms to Termination:

ground

Receiver Logic: Schmitt Trigger

Input Voltage:

Logic Low 0.6 V maximum 1.9 V minimum Logic High

Input Current:

-0.4 mA (maximum) at 0.4 V Logic Low

Logic High 40 μa at 2.7 V

Options

Presently, there are four options available for the HP 98622A GPIO Interface. Table 1-1 lists all four options. All the options concern available cable lengths, types of cables and terminating connectors.

Table 1-1. 98622A Available Options

Option	Part No.	Description
001	5061-4209	4.6 M (15 ft) unterminated cable
002	5061-4211	0.8 M (2.5 ft) cable for 9885M disc
003	98622-66503	4.6 M (15 ft) cable for 6940B Multiprogrammer
004	5061-4212	4.6 M (7.5 ft) cable for 9866 printer

Optional Peripheral Configurations

Table 1-2 provides Interface configuring information for use with the optional HP peripherals. Refer to Chapter 2 for a description of the various lines and switch locations.

An "0" in any column means set that switch to "logic 0" – all other switches should be set to "logic 1".

Table 1-2. Option Interface Configuration

HP Model No.	PCTL	PFLG	PSTS	нѕнк	DIN	DOUT	RD	BSY	RDY	RD	BSY	RDY
69401	1	O	0	1	1	1	0	1	1	0	1	1
9866	1	0	1	1	1	1	1	1	1	1	1	1
9885	1	1	1	1	1	1	1	0	1	1	0	1

Handling the Interface Card

As with all integrated circuit boards, do NOT handle the boards in a statically charged atmosphere. A static discharge can damage the ICs. Do NOT handle the board by the edge connector. Fingerprints can cause a bad connection when the board is plugged into the computer.

Notes

Chapter 2 Installation

Introduction

This chapter provides information concerning the installation of the GPIO Interface. A major part of the installation procedure is configuring the Interface to the peripheral. This chapter includes information for setting the select code, the interrupt level, the data-in clock source, and selecting the proper option (inverted/non-inverted data and/or handshake lines).

Configuring information also includes proper jumper selection and timing capacitor selection for the various interface cable lengths. Additional information includes pinout tables of the interface cables, receiver and driver circuits for the peripheral data lines, required handshake lines and a procedure for testing the Interface.

Configuring the Interface Card

There are four switches, mounted on the PC board, which can be set by the user. These switches allow the user to set the select code of the interface, the interrupt level, the data-in clock source, and inverted/non-inverted data and/or handshaking lines, and to select between full or pulsed mode of handshake.

Interface Select Codes

Each interface card has a unique code by which it can be selected by the computer software. The actual interface select code varies depending on the language of the operating system installed in the computer. Refer to the "I/O Programming" manual for the language installed in your computer for the correct select code for your application.

Generally, select codes 1 thru 6 are reserved for internal use by the computer (e.g., display, keyboard, etc.). Select code 7 is reserved for the built-in HP-IB interface. Depending on the language installed, select codes 8 and above can be used by interface cards.

For most installations, select code 12 will be used for the GPIO Interface. All GPIO Interface cards are shipped from the factory preset to select code 12. If your system requires a different select code, change the select code switch shown in Figure 2-1 to the proper value.

Note

When assigning an interface to a select code other than the preset code, check the select code assignments for the other interface cards. Do not assign the same select code to more than one interface.




Figure 2-1. Interface Select Code Switch

Interrupt Level

The interrupt level switch (see Figure 2-2) sets the hardware priority level of the interrupt for the GPIO Interface. Interrupt levels 1 and 2 are reserved for internal use, while interrupt levels 3 thru 6 are available for the interfaces. Interrupt level 3 is the lowest priority with level 6 representing the highest priority. This allows a higher level request to interrupt a lower level data transfer.

Unlike the interface select code, all interfaces can be set to the same hardware interrupt level. As with the other interfaces, the GPIO Interface is factory preset to interrupt level 3. When the operating system encounters two or more interfaces set to the same interrupt level, they are handled on a first-come first-served basis. Simultaneous requests are handled by the operating system according to the program's software priority structure.

Use Table 2-1 to set the interrupt level switch:

Table 2-1. Interrupt Level Switch Settings

Interrupt Level (Hardware		itch ting
Priority)	1	0
3	0	0
4	0	1
5	1	0
6	1	1




Figure 2-2. Interrupt Level Switch Setting Default

Data-In Clock Source

The sixteen data input lines are divided into two 8-bit bytes. The lower byte consists of data input lines DIO thru DI7. The upper byte consists of data input lines DI8 thru DI15. Data-in clocking is selectable from any of three clock sources for both upper and lower bytes.

Figure 2-3 shows the Data-In Clock Source Switch. The right side of the switch selects the clock source for the lower byte. The left side selects the clock source for the upper byte. Closing any switch (logic 0) selects that source as the data-in clock source. See Figures 2-7 and 2-8 for timing diagrams.

Note Select only one clock source (logic 0) for each byte. Selecting more than one source will cause improper operation.




Figure 2-3. Data-In Clock Source Switch

The following paragraphs describe the three clocking transitions which can be selected to transfer data. The descriptions are applicable to either upper or lower byte.

- RD. This mode causes the data to be clocked into the data input register when the register is read. It accomplishes this by clocking the register on the leading edge of the output enable signal of the register.
- **BSY.** This mode clocks the data into the data input register when the PCTL line is cleared by a ready-to-busy transition on the PFLG line.
- RDY. This mode clocks the data into the data input register on the busy-to-ready transition of the PFLG line. However, this transition does not clear the PCTL line; it is always cleared by the ready-to-busy transition of PCTL.

Option Select

Depending on the application (or peripherals) you will want to select either positive or negative true logic. As a user/programmer you have six options available for selecting positive or negative logic. Table 2-2 lists the six options in the same order as they are selectable by the Option Select Switch (see Figure 2-4). See Figures 2-7 and 2-8 for the timing relationship between these lines.

Switch Position Name	DOU	JT	DIN	N	НЅНК	PSTS	PF	LG	PC	Γl,
Function	Inve Data (Inve Data		Full Pulse Handshake	Invert PSTS	lnv PFI		Inve PC	
Logic 1 (Switch Open)	Low High	1	Low - High	1 0	Full	Low - OK High - OK	Low High	Rdy Bsv	Low - High	- Set - Clr
Logic () (Switch	Low	()	Low	()	Pulse	Low - OK	Low	Bsc	Low	Clr
Closed)	High	1	High	1	1.100	High - OK	High	Rdy	High	Set

Table 2-2. Option Select Switch




Figure 2-4. Option Select Switch

Jumper Configurations

DOUT CLEAR Jumper

Normally (no jumper), the contents of the data output registers are undefined at power up. They are also normally unchanged after an interface reset. With the DOUT CLEAR jumper installed, both data output registers (lower and upper) will be cleared at power up and after an interface reset.

Standard configuration from the factory is without the jumper. Install the jumper to add the DOUT CLEAR feature (see Figure 2-5).

BURST Jumper

The burst feature is used in conjunction with direct memory access (DMA). Normal operation (no DMA) is with the burst jumper installed (see Figure 2-5). Removing the jumper enables the burst feature.

The burst feature enables the direct memory access controller (DMAC) to hold the system bus for a short period of time following each DMA transfer to the interface. If the peripheral completes the data handshake during this time period, another DMA transfer can occur without the DMAC having to reacquire the system bus. This results in a higher data transfer rate and a shorter latency time.




Figure 2-5. Jumper Locations and Pinouts

PCTL Delay Adjustment

In order to compensate for noise etc. on the input/output cable, the PCTL line has a built-in delay of approximately 250 ns. Depending on the application, it may be necessary to increase or decrease the amount of this delay. Figures 2-7 and 2-8 show the timing relationship between the PCTL line and the other peripheral information and control lines.

For DMA operation, PCTL is delayed for data output transfers only. For programmed transfers, PCTL is delayed for both input and output data transfers.

The following paragraphs describe how to set the PCTL delay.

Increasing PCTL Delay

When the interface is used in electrically noisy environments, or when extremely long cables are used, it may be necessary to increase the amount of output time delay to allow the data on the lines to settle. Adding a capacitor (Cx) increases this delay time.

Use the following formula to calculate the additional capacitance required to produce a desired time delay. Figure 2-6 graphically illustrates the relationship between capacitance and time delay. The location for physically attaching the capacitor to the interface board is shown in Figure 2-5.

Time Delay Increase Formula:

 $T_{ct} = (C_t + C_x) \times .7R_t$ where T_d = Time delay in seconds.

 C_f = fixed capacitance (100 pF) in farads,

 C_x = selected capacitance in farads

and $R_f = \text{fixed resistance } (3.57 \text{ k}\Omega)$ in ohms.

Example: Determine the additional capacitance needed to produce a time delay of 350 ns.

Since
$$T_d = (C_f + C_x) \times .7R_f$$
,

$$C_x = \frac{T_d}{.7R_x} - C_f$$

$$= \frac{350 \text{ ns}}{.7 \times 3.57 \text{ k}\Omega} - 100 \text{ pF}$$

$$= 140 \text{ pF} - 100 \text{pF}$$

$$= 40 \text{ pF}$$




Figure 2-6. Selecting PCTL Delay Capacitor

Decreasing PCTL Delay

Occasionally, a system will require a delay of less than 250 ns. Adding a resistor (Rx) in parallel decreases the delay time.

Use the following formula to calculate the parallel resistor required to produce a desired time delay. The location for physically attaching the resistor to the interface board is shown in Figure 2-5.

Time Delay Decrease Formula:

$$Td = R_t \times .7C_f$$

where $T_{\rm d}=$ time delay in seconds, $C_{\rm f}=$ fixed capacitance (100 pf) in farads

and
$$R_t = \frac{R_f \, x \, R_x}{R_f \, + \, R_x}$$

where R_f = fixed resistance (3.57 k Ω) in ohms

and R_x = selected resistance in ohms.

Example: Determine the parallel resistor needed to produce a time delay of 200 ns.

Since
$$Td = R_t \times .7C_t$$

$$R_{t} = \frac{T_{d}}{.7C_{f}}$$

$$= \frac{200 \text{ ns}}{.7 \text{ x } 3.57 \text{ pf}}$$

and since
$$R_t = \frac{R_f \times R_x}{R_f + R_x}$$

 $= 2.8 \text{ k}\Omega$

$$\begin{split} R_{x} &= \frac{R_{t} \times R_{t}}{R_{t} - R_{t}} \\ &= \frac{3.57 \text{ k}\Omega \times 2.8 \text{k}\Omega}{3.57 \text{ k}\Omega - 2.8 \text{ k}\Omega} \end{split}$$

$$= \frac{10 \text{ k}\Omega}{.77}$$
$$= 13 \text{ k}\Omega$$

Note

Delay accuracy may deteriorate with an R_t of less than 2 $k\Omega(Rx < 4.55 \text{ k}\Omega)$ Td should never be less than 100 ns $(R_1 < 1.43)$ $k\Omega$, $Rx < 2.39 k\Omega$).




Figure 2-7. Full Mode Timing Diagram




Figure 2-8. Pulse Mode Timing Diagram

Interface Cables

The following paragraphs provide detailed information concerning the various input/output and handshake lines for the GPIO Interface cable. Included are pinout tables along with recommended receiver and driver circuits. Information on preparing the cable is also included for those applications not using standard HP interface connectors.

Cable Preparation

Prepare the peripheral end of the interface cable as shown in Figure 2-9.

Note

Use heatshrink tubing or electrical tape to insulate the bare wire and shields.




Figure 2-9. Preparing the Interface Cable

- 1. Cut the cable to the required length, allow sufficient length for slack.
- 2. Strip off approximately 10 cm (4 inches) of the outer plastic jacket.
- 3. Cut off all but approximately 1 cm (1/2 inch) of the outer shield.
- 4. Fold the outer shield back over the outer jacket.
- 5. Completely cover the end of the outer jacket and outer shield with heatshrink tubing or electrical tape.
- 6. Cut back the inner shield and its nylon jacket to within 2.5 cm (1 inch) of the outer jacket. (Do NOT cut off the bare inner wire.)
- 7. Completely cover the end of the inner shield and nylon jacket with heatshrink tubing or electrical tape.

Note Do NOT allow the inner and outer shields to short together.

- 8. Strip and connect the cable wires as required to your peripheral/connector.
- 9. Connect the logic ground wires shown in Figure 2-9 to your peripherals logic ground.
- 10. Insolate unused wire with heatshrink tubing or electrical tape.

Data Input Lines

There are 16 data input lines labeled DIO thru DI15 (refer to Table 2-3 for pinout assignments). Input line DIO is the least significant bit (LSB) and DI15 is the most significant bit (MSB).

The interface operates with either positive or negative true logic. Refer to the "Option Select" section earlier in this manual for information concerning logic sense. Where possible, negative true logic is recommended.

Three choices of data-in clocking are available for each byte or for the 16-bit word. Refer to the "Data-In Clocking" section earlier in this manual for more information concerning clocking.

		Connector	
Mnemonic		Pin No.	Wire Color Code
	D10	42	Black
	DI1	41	Brown
	DI2	40	Red
Low	D13	39	Orange
Byte	D14	38	Yellow
	DI5	37	Green
	Dl6	36	Blue
	D17	35	Violet
	D18	34	White/Brown Red
	D19	33	White/Brown Orange
	Dl10	32	White/Brown Yellow
High	Dl11	31	White/Brown Green
Byte	D112	30	White/Red/Orange
	Dl13	29	White/Red/Yellow
	D114	28	White/Red/Green
	D115	27	White/Red/Blue

Table 2-3. Data Input Lines

Recommended Driver Circuits

Each of the data-input lines on the interface is connected to an exclusive OR gate. A resistive divider biases each input to approximately +3.4 volts when the cable is disconnected. Figure 2-10 shows the recommended peripheral driver circuits.

Note	
Do NOT exceed 5.5 volts input to the data-input lines.	

Driver Specifications: The following is a list of requirements for both the data input lines and the peripheral status and handshake input lines. Any driver circuit must match these input requirements.

Data Input Lines:

$$\begin{split} I_{in} & low &= 2.3 \text{ mA } (V_{in} \ low = 0.4 \ V) \\ V_{in} & max = 5.5 \ V \\ V_{in} & high > 3 \ V \\ V_{in} & low < 0.7 \ V \end{split}$$

Peripheral Status and Handshake Lines:

$$I_{in} \mbox{ low } = 3.3 \mbox{ mA } (V_{in} \mbox{ low } = 0.4 \mbox{ V})$$

$$V_{in} \mbox{ max } = 5.5 \mbox{ V}$$

$$V_{in} \mbox{ high } > 3 \mbox{ V}$$

$$V_{in} \mbox{ low } < 0.6 \mbox{ V}$$




Figure 2-10. Recommended Peripheral Driver Circuit

Data Output Lines

There are 16 data output lines labeled DO0 thru DO15 (refer to Table 2-4 for pinout assignments). Output line DO0 is the least significant bit (LSB) and DO15 is the most significant bit (MSB).

The interface operates with either positive or negative true logic. Refer to the "Option Select" section earlier in this manual for information concerning logic sense. Where possible, negative true logic is recommended.

Table 2-4. Data Output Lines

Mner	nonic	Connector Pin No.	Wire Color Code
	DO0	17	White/Black
	DO1	16	White/Brown
	DO2	15	White/Red
Low	DO3	14	White/Orange
Byte	DO4	13	White/Yellow
	DO5	12	White/Green
	DO6	11	White/Blue
	DO7	10	White/Violet
	DO8	9	White/Orange/Yellow
	DO9	8	White/Orange/Green
	DO10	7	White/Orange/Blue
High	DO11	6	White/Orange/Violet
Byte	DO12	5	White/Yellow/Green
-	DO13	4	White/Yellow/Blue
	DO14	3	White/Yellow/Violet
	DO15	2	White/Yellow/Gray

Recommended Receiver Circuits

Each of the data-output lines on the interface is driven by an open collector buffer amplifier. The maximum current-sinking capability of each driver is 40 ma. with a breakdown voltage of 30 volts. (Do NOT apply a negative voltage to the output lines.) Figure 2-11 shows a recommended peripheral receiver circuit.

Receiver Specifications: The following is a list of requirements for both the data output lines and the handshake and control output lines. Any receiver circuit must match these output requirements:

$$\begin{array}{c} \text{V}_{\text{out}} \text{ low} \\ & (\text{I}_{\text{out}} \text{ low} = 16 \text{ mA}) = 0.4 \text{ V max} \\ & (\text{I}_{\text{out}} \text{ low} = 40 \text{ mA}) = 0.7 \text{ V max} \\ \end{array}$$

$$\begin{array}{c} \text{V}_{\text{out}} \text{ high (open collector)} & = 30 \text{ V max} \\ \text{I}_{\text{out}} \text{ low} & = 40 \text{ mA max} \\ \text{I}_{\text{out}} \text{ high (Vout} = 30 \text{ V)} & = 250 \text{ } \mu \text{a} \end{array}$$

Since each driver has an open collector, the peripheral receiving circuit must have a positive pull-up voltage (do NOT exceed 30 volts). It must also be restricted to sourcing less than 40 mA.




Figure 2-11. Recommended Peripheral Receiver Circuit

Peripheral Information and Control Lines

Ten lines control the exchange of information between the interface and the peripheral. Five of these lines are outgoing to control the peripheral. The other five are incoming to communicate the condition of the peripheral. Table 2-5 lists all the peripheral information lines and their pinout assignments. Figures 2-7 and 2-8 show the timing relationships between these lines and the data transfer.

All 5 incoming lines have Schmitt trigger receiver circuits. These circuits accept signals with slow rise and fall times. They also provide good noise immunity. Although the voltage on these lines must not exceed 5.5 volts, there are no restrictions on the input rise and fall times. Either of the driver circuits shown in Figure 2-10 can be used to drive these lines.

All 5 outgoing lines may be received by receiver circuits similar to those required by the data input lines (see Figure 2-11).

Peripheral Control Line

The peripheral control line (PCTL) is an outgoing line to the peripheral. It is paired with the peripheral flag line (PFLG) to synchronize (handshake) the computer with the peripheral.

PCTL has two states: control set (normally low) and control clear (normally high). The peripheral clears control on the PCTL line by a ready-to-busy transition on the PFLG line (see PFLG line).

PCTL is delayed to allow new output data to settle. This delay time is factory set to 250 ns. This delay can be increased or decreased as required by the application. (Refer to "PCTL Delay Adjustment" earlier in this manual.)

The logic sense of the PCTL line can be inverted in the hardware. Refer to the "Option Select" information earlier in this manual to invert the PCTL line using hardware configuration.

Peripheral Flag Line

The peripheral flag line (PFLG) is an incoming line from the peripheral. It is paired with the peripheral control line (PCTL) to synchronize (handshake) the computer to the peripheral. This line must be driven to complete a data transfer. If no handshake is required, connect PFLG to PCTL at the peripheral end of the interface cable and invert the PFLG (refer to the "Option Select" information earlier in this manual).

Transferring Data. PFLG has two states: ready (normally low) and busy (normally high). When the peripheral is ready to transfer data, it responds by asserting PFLG to ready. When the computer sets PCTL, the computer has initiated a data transfer either in or out depending on the state of the I/O line.

After the data transfer occurs, the peripheral responds by setting PFLG busy. This causes the computer to clear the PCTL line on the ready-to-busy transition. In the "full" handshake mode, the computer waits until the peripheral makes PFLG ready before initiating another data transfer. In the "pulse" handshake mode, the computer initiates the required data transfers without waiting.

Handshake Modes. Two modes of handshake are available: full and pulse. Full handshake mode is the factory set mode. Refer to the "Option Select" information earlier in this manual to configure the interface for pulse mode.

The logic sense of the PFLG line can be inverted by hardware configuration. Refer to the "Option Select" information earlier in this manual to invert the PFLG line using hardware configuration.

Peripheral Status Line

The peripheral status line (PSTS) is an optional incoming line from the peripheral. It signals the computer that all is "OK" with the peripheral. Conditions such as: the peripheral is powered down, interlocks are broken, or the peripheral is out of paper, etc., would cause a "not OK" signal to be sent to the computer.

PSTS has two states: not OK (OK is normally low) and OK (normally high). The logic sense of the PSTS line can be inverted by hardware configuration. Refer to the "Option Select" information earlier in this manual to invert the PSTS line using hardware configuration.

Note

Inverting the sense of the PSTS line allows detection of an open cable since it will float high (not OK).

Extended Status Input Lines

The optional extended status input lines (STIO and STII) provide two additional incoming status lines from the peripheral. They can be implemented by the user for any purpose that reflects the status of the peripheral.

STIO and STII have two states: low (logic 1) and high (logic 0) and they can not be inverted. The state of these lines can be examined by reading the status register.

Extended Control Output Lines

The optional extended control output lines ($\overline{CTL0}$ and $\overline{CTL1}$) provide two additional outgoing output control lines to the peripheral. They can be used for any purpose to control the peripheral.

CTLO and CTL1 have two states: control set (low) and control clear (high). These lines are latched and can be set or cleared (low = 1, high = 0) low by outputing to the control register. The states of these lines are undetermined at power up and unchanged after a reset.

Input/Output Direction Control Line

The optional Input/Output direction control line $(1/\overline{O})$ is an outgoing line to the peripheral. It is always valid during PCTL control set. I/O indicates to the peripheral which direction the data transfer is to go. I/\overline{O} goes high for an input operation and low for an output operation.

Peripheral Reset Line

The optional peripheral reset line (\overline{PRESET}) is an outgoing line to the peripheral. \overline{PRESET} is used to reset and/or initialize the peripheral. \overline{PRESET} is pulsed low when the computer is first turned on and when the RESET key is pressed. It is also pulsed low when the reset bit is sent to the control register. The minimum \overline{PRESET} pulse width is 12 μs . Refer to the I/O programming manual for the language installed in your computer for more information concerning the peripheral reset line.

External Interrupt Request Line

The external interrupt request line (\overline{EIR}) is an incoming line from the peripheral. The \overline{EIR} line can be used to trigger an interrupt on an external event. \overline{EIR} is also level sensitive and should be held low until the interrupt service routine has been invoked and acknowledges the request.

Line Name	Mnemonic	Connector Pin No.	Wire Color Code
Peripheral Control	PCTL	19	White/Gray
Peripheral Flag	PFLG	44	Gray
Peripheral Status	PSTS	45	White/Black/Gray
Extended Status	STI0	47	White/Brown/Blue
Extended Status	STI1	48	White/Brown/Violet
Extended Control Output	CTL0	22	White/Red/Violet
Extended Control Output	CTL1	23	White/Red/Gray
Input/Output Direction Control	I/O	20	White/Black/Brown
Peripheral Reset	PRESET	21	White/Black/Red
Ext. Interrupt Request	EIR	46	White/Brown/Gray

Table 2-5. Peripheral Information Lines

Installing the Interface Card

There are eight slots in the 9826 backplane. However, since each interface card connector panel takes up two slots, only four interface cards can be installed in the backplane. Memory cards can, however, be installed in the vacant slots behind the connector panels. Each interface card installed decreases by one the number of memory boards which may be installed.

Use the following procedure to install an interface card in the computer's backplane:

- 1. Set the switches on the interface card according to the instructions in the section on "Configuring the Interface Card" described earlier in this chapter.
- 2. Turn the computer power off.
- 3. Interface cards must be installed in one of the four slots just under a pair of cover bolt holes. The metal interface connector panel takes the place of a backplane cover.

Note

Remove the metal backplane covers one-by-one until you find an empty slot just under a pair of cover bolt holes.

Note

A memory or DMA card can be installed in the slot above the interface card.


- 5. Slide the interface card into the slot, component-side up, until it bottoms against the backplane motherboard. Then tighten the dog bolts until they are finger tight.
- 6. If there are no empty slots under a pair of cover bolt holes, rearrange the memory boards to accomodate the interface card. Reinstall the memory board in the slot above the interface card.
- 7. If there are no empty slots, a memory board or another interface card must be left out if this interface card is to be installed. If a RAM memory board is left out, make sure that it is the RAM board with the lowest address.
- 8. Connect the interface card to the peripheral using the correct cable.
- 9. Turn the computer and the peripheral on and operate them according to their appropriate operating manuals. If problems are encountered, call your nearest HP Sales/Service Office.

Notes

Appendix A

Configuring 98622 Cards to Match 98032 Cards

Use the following chart to configure the 98622A GPIO card to match a 98032 card.



98032 Interface Jumpers (Component side)

98622 Interface Switches (Component side)


$\begin{array}{c} \text{Appendix } B \\ \text{Replaceable Parts} \end{array}$

Introduction

This chapter contains part number information for the 98622A GPIO interface.

The part number information is presented in this manner:

Table 1 lists the replaceable parts. Here is a description of each table column.



Parts may be ordered from Corporate Parts Center. The address is:

Corporate Parts Center 333 Logue Avenue Mountain View, California 94042

The telephone number is: (415) 968-9200


Table B-1. GPIO Board Parts

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	98622-66501	7	1	ASSEMBLY-GP 1/0	28438	98572~67503
D2 1/3 0.4 0.5 1/37	0180-0228 0160-3647 0160-3847 0160-3847 0160-3847	69999	1 12	CAPACTIOR=FXD 270H + 10% 15AUDC TA CAPACTIOR=FXD .01HF +100 -0.0 TO CER CAPACTIOR=FXD .01HF +100 -0.0 SDUPC CER LAPACTIOR=FXD .01HF +100 -0.0 SUUDC CER CAPACTIOR=FXD .01HF +100 0.0 SUUDC CER CAPACTIOR=FXD .01HF +100 0.0 SOUDC CER	5,6,299 26480 26480 26480 28480 28480	15002268901502 1150-3042 0160-3042 0160-3042 0160-3042
68 69 611 611 712	#16# -5B47 0160 3834 B160~22D4 B160 3B47 B160-5B47	9 9 9 9 9	1	CAPACITUR-FXD .01HF +108 0Z 50VDF LER GAPACITUR-FXD .010F + 10X 50VDF FTR RAPACITUR-FXD 10HF + 5Z 308VDC MICA GAPACITUR-FXD .01HF +10A-0Z 50VDC CLE GAPACITUR-FXD .01HF +10A-0Z 50VDC RER	28480 28480 1/2480 2/2480 2/2480	0160-484V 0160-3334 0160-2264 0160-3847
D13 C14 C15 D17 C19	8160-3847 8160-8205 8160-3847 8160-3847 8160-3847	9 7 9 9	1	CAPACITIES - LAD - 0.01 + 100 - 0.X 50VDC FIR CAPACITIES - FXD - 100 F + 52 50VDC MICA CAPACITIES - FXD - 100 F + 100 - 0.X 50VDC CER CAPACITIES - FXD - 0.01 F + 100 - 0.X 50VDC CER CAPACITIES - FXD - 0.01 F + 100 - 0.X 50VDC CER CAPACITIES - XD - 0.01 F + 100 - 0.X 50VDC CER	20480 20480 20480 20480 20480	01/0-3847 N160-N205 0160-3847 N160-3847 0160-3847
0.22	0160-3047	9		CAPACITHR TXD .01DF +100 0% 50VDC COR	28480	0160-3847
F 1	2110-0592	2	1	FOSE 4A 1250 NTD .201X.093	28480	2110-0592
R2 R3 R4 R5	0257-0203 0698-3496 0698-3279 0698-3279	6 3 0	1 1 2	RESIGIOR RK 1% JPRN F IC=0+100 RISTSTIR 3.57K 1% JRN F IC=0+100 RESISIOR 4.99K 1% JRN F IC=0+100 RISTSTIR 4.99K 1% JRN F IC=0+100	24546 24546 24546 24546	('4-1/B-T0-2007 C4-1/B-T0-35/R C4-1/B-T0-4991 C4-1/B-TD-4991
U3 84 U5 U6 U7	1816-0424 1820-1416 1820-0668 1820-0668 1820-0668	25777	19 4	NETWORK-RES 16 DTP4.7K DBM X 15 IC SCHMITT-THIR TH LS JMV HEX 1 INP II: BER TTL NON-TNV HEX 1-INP IC BER TTL NON-INV HEX 1 INP IC TO R TTL NON INV HEX 1 INP	11236 01295 01295 01295 01297	76 (~1+R4, 7k SN741 S14N SN7407N SN7407N SN74117N
11B US 111 U 1/11 1/12	1810 0481 1810-0481 1820 0668 1820-1211 1820-1211	1 1 7 8 8	2'	NITWOPK-RES 14-DIP MORTY-VALUE NETWORK-RES 16 DIP MORTY-VALUE IC BER TEL NON-JNV HEX 1 ENP IC BATE TIL LS EXCL-OR QUAD 2-INP IC GATE TIL LS EXCL-OR QUAD 2-INP	28480 28480 01295 01295 01295	L810-0481 L910-6401 SN2407N SN24LSBBN SN24LSBBN
H13 B14 U15 H16 D17	1826-1211 1826-1211 1820-1211 1826-1112 1820-1201	98886	.5 .3	TO GATE THE ES EXCLOR HUAD 2-INP TO GATE THE LIG EXCLOR QUAD 2-INP TO DATE THE LIG EXCLOR QUAD 2-INP TO GET THE LIG DITTYLE POSE FOR THE LIG IC GATE THE LIG AND QUAD 2-INP	01295 01795 01295 01295 01295 01295	SNY4L ST&N SNY4L SB\$N SNY4L ST&N SNY4L STAAN SNY4LSBBN
018 1119 020 021 023	1820 1437 1870-1211 1820: 1211 1824 -1211 1820-1197	n 8 8 12 9	1	IC NO TO LS MONDSTRU DOAL IC GATE TIL LS EXCL-OR QUAD 2-INP IC GATE TIL LS EXCL-OR QUAD 2-INP IC GATE TIL LS FXCL-OR QUAD 2-INP IC GATE TIL LS NAND QUAD 2-INP	01295 01295 01295 01295 01295	SN 241 S22 EN SN2 ALSIMAN SN2 ALSIMAN SN2 ALSIMAN SN2 41 S8 ON
U24 U25 U26 U27 U28	1820-1202 1820-1440 1820-1201 1820-1216 1820-1297	7 5 6 3 7	1 1 2 2	IC BATE TTL LS NAND TPL 3-1NP IC CCH TTL LS QHAD IC GATE TTL LS AND QHAD 2-1NP IC DEDR TTL 15 3 TO-8-LINT 3-1NP IC FF TTL LS D-TYPE POS-FDBE-TRIG PRI~IN	01295 01295 01295 01295 01295	SN74LS10N SN74LS779N SN74LS08N SN24LS138N SN24LS138N
H29 H30 H31 D32 H33	1870-1997 1820-1782 1820-1799 1820-1216 1820-1730	7 B 1 3 6	1 1 7	IC FE TIL LO DETYPE POSELDCE-TP3G PRE-IN CO MV TIL S MONOSTBE REIRIG/REGET DUAL IC INO TEELS SELVE I ENP IC DOOR TIL LO 3-10-8-ENE 3-1NP IC FE TIL LO 3-10-8-EDGE-TRIG ROM	01295 34335 01295 01295 01295	SN24) S324N AM2658(2PC SN24) S04N SN24(S1 31N SN24(S1 33N
H34 H35 H36 U37 H40	1820-1730 1820-1568 1820-1144 1820-1710 1820-2024	68673	l 2 1 3	ID FF TIL LS D-TYPE POS-COGE-TRIG DOM ID BER ITH US MUS QUAD ID GATE TIL IS MUS QUAD PINP ID GATE TIL IS AND-OR-INV DHAL P-INP ID GATE TIL IS AND-OR-INV DHAL P-INP ID DRUR TIL IS INE DRUR DOT	01295 01295 01295 01295 01295	5N74LS273N SN24I S125AN SN74I S02N SN74I S51N SN74I S244N
1142 144 144 145	1820-2624 1820-1112 1820-1201 1820-1144 1810-0424	38662		IC DRUR TIL IS LINE DRUR DCD. TO FE TIL LS DETYPE POSEEDGEEIRIG TO CATE TIL IS AND QUAD PETNE TO GATE TIL IS NOR QUAD PETNE NETWORKERUS TA DIFA.7K GUM X 15:	01295 01295 01295 01295 01295	9N74 \$244N \$N24 \$246N \$N24 \$36N \$N74 \$36N 7G1-1-R4,7K
1)46 1)47 1)48 1)49 1)5	1820-2024 1820-1196 1820-1645 1820-1427 1820-1112	300000	1 1	TO DRIVE IT. US LINE DRIVE OFFEL IN FE TIL US DETYPE POSEFDIAGETRIG COM IN BER TIL US RUS QUAD IN DERD TIL 19 2 2 TO 4 TIME DUAL 2 FMP IN FETTL US DETYPE POSEFDGEFORE	01295 01295 01295 01295 01295	SN74LS244N SN74LS174N SN74LS176AN SN74LS156N SN74LS74AN
พรี1 มระ มระ	1320-2740 1820-2075 1820-2075	0 4 4	1 2	IC COMPIRITELIS MACTO 2-INP 8-811 IC MISC TIL ES IC MISC TIL ES	01295 01295 01295	9N74L9688N 9N74L9245N SN74L9245N

See introduction to this section for ordering information *Indicates factory selected value $\,$

Table B-1. GPIO Board Parts (Continued)

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
	1251-7161 3101-2506 3101-2508 3101-2509	2 4 6 7	1 1 1 2	CONNECTOR-50 PST RING SWITCH ASSEMBLY-ROCKER SWITCH ASSEMBLY-ROCKER SWITCH ASSEMBLY-ROCKER	2/34/10 /2/14/80 /2/84/30 /2/24/80	1251-7161 *161-2568 3161-2568 3161-2569
	: 					





COMPONENT SIDE

HP Part No. 98622-66501 Rev B

SCHEMATIC NOTES


- PARTIAL REFERENCE DESIGNATIONS ARE SHOWN, PREFIX WITH ASSEMBLY OR SUBASSEMBLY DESIGNATION(S) OR BOTH FOR COMPLETE DESIGNATION.
- 2. COMPONENT VALUES ARE SHOWN AS FOLLOWS UNLESS OTHERWISE NOTED. RESISTANCE IN OHMS
 - CAPACITANCE IN MICROFARADS
- 3. A CURVED LINE MEETING A BUS DENOTES THAT LINE ENTERS THE BUS, A STRAIGHT LINE MEETING THE BUS DENOTES THAT LINE DOES NOT ENTER THE BUS.





H ASSEMBLY OR ED.

A STRAIGHT LINE





Part No. 98622-90000 E1183